i.e., ultra-low leakage currents and abrupt switching, with the CMOS technology versatility.
A low-power programmable frequency multiplier operating in GHz frequency range is proposed in "A low-power frequency multiplier for multi-GHz applications" by Andreas Tsimpos, Andreas Christos Demartinos, Spyridon Vlassis, and George Souliotis. The architecture is based on the combination of a multi-segment programmable and power efficient phase interpolator with an edge combiner, in a 65 nm process with 1.0 V supply voltage offering a multiplication factor ranging from 1 to 8 with integer step.
Among the emerging technologies and devices for highly scalable and low power memory architectures, memristors are considered as one of the most favorable alternatives for next generation memory technologies. Nevertheless, some drawbacks including manufacturing process variability and limited read/write endurance, could risk their future utilization. In "Memristive Crossbar Memory Lifetime Evaluation and Reconfiguration Strategies" by Peyman Pouyan, Esteve Amat, and Antonio Rubio, the authors evaluate the impact of reliability concerns in lifetime of memristive crossbars.
"Comprehensive Reliability-Aware Statistical Timing Analysis Using a Unified Gate-Delay Model for Microprocessors" by Taizhi Liu, Chang Chih Chen and Linda Milor, proposes a framework to perform timing analysis of state-ofart microprocessors considering the impact of processvoltage-temperature (PVT) variations and the aging effect, including bias temperature instability (BTI), hot carrier injection (HCI), and time-dependent dielectric breakdown (TDDB). In this work, not only statistical timing analysis due to each wearout mechanism is studied individually, but also the performance degradation while all these wearout mechanisms happen simultaneously is analyzed.
In IP-based design of Systems-on-chip (SoC) is enabling various new business models, which also bring inherently new security challenges for the protection of the intellectual property. In "An IP Core Remote Anonymous Activation Protocol" by Domenico Amelino, Mario Barbareschi and Alessandro Cilardo, the authors propose a solution to enable remote IP licensing and activation mechanisms by preserving the full anonymity of the end user, i.e., making it impossible for the Activation Server (AS) in charge of distributing the IP core license to track the user's behavior across the SoC lifecycle.
Manufacturing testing of two different emerging memory technologies, namely the Thermally Assisted SwitchingMagnetic Random Access Memory (TAS-MRAM) and the Resistive Random Access Memory (RRAM) is considered in "An Automated Test Equipment for Characterization of emerging MRAM and RRAM arrays" by Alessandro Grossi, Cristian Zambelli, Piero Olivo, Paolo Pellati, Michele Ramponi, Christian Wenger, J er emy Alvarez-H erault and Ken Mackay. The authors present a test equipment for their fast characterization. The method can be potentially adapted for any other non-volatile memory generation.
Manufacturing testing is also considered in "Scan-Chain Intra-Cell Aware Testing" by Aymen Touati, Alberto Bosio, Patrick Girard, Arnaud Virazel, Paolo Bernardi, Matteo Sonza Reorda, and Etienne Auvray, where the authors present an evaluation of the effectiveness of different test pattern sets in terms of ability to detect possible intra-cell defects affecting the scan flip-flops. The analysis is then used to develop an effective test solution to improve the overall test quality.
In closing, we wish to thank the reviewers for the quality of their reviews, which have greatly improved the quality of the final submissions for this issue. We thank the authors for their patience through all the stages of the review process, which has been sometimes long. We are grateful to Prof. Fabrizio Lombardi, Editor-in-Chief of these IEEE Transactions on Emerging Topics in Computing, for making this special issue possible.
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